# Atty. Docket No. F0466

# IMPROVED DIODE FABRICATION FOR ESD/EOS PROTECTION

By

Michael Fliesler, Mark Ramsbey, Mark Randolph, Ian Morgan, Timothy Thurgate, Paohua Kuo, and David M. Rogers

## **CERTIFICATION**

I hereby certify that the attached patent application (along with any other paper referred to as being attached or enclosed) is being deposited with the United States Postal Service on this date <u>January 16, 2002</u>, in an envelope as "Express Mail Post Office to Addressee" Mailing Label Number <u>EL798606431US</u> addressed to the: Box Patent Application, Assistant Commissioner for Patents, Washington, D.C. 20231.

| Himanshu S. Amin       |                          |
|------------------------|--------------------------|
| (Typed or Printed Name | of Person Mailing Paper) |

(Signature of Person Mailing Paper)

10

Title: IMPROVED DIODE FABRICATION FOR ESD/EOS PROTECTION

#### Field of the Invention

The present invention generally relates to semiconductor devices and, more particularly, relates to electrostatic protection devices for integrated circuits

#### Background of the Invention

Electro-static discharge (ESD) or electrical overstress (EOS) is an increasingly significant problem in integrated circuit design as pin counts and faster circuit speeds compound the need for reliable ESD protection. ESD refers to the phenomena whereby a high energy electrical discharge of current is produced at the input and/or output nodes of an integrated circuit as a consequence of static charge build-up on an IC package. The static charge build up can be as a result of a human body handling the IC or due to static charge build up from IC manufacturing handling equipment. Electrostatic discharge has the potential to disable or destroy an entire integrated circuit. Therefore, much effort has been spent in designing adequate ESD protection devices. Ideally, an ESD protection device should be able to discharge an extremely large potential across any two pins of an IC in a nondestructive manner.

Typically, the first circuitry electrically connected to the integrated circuit pads is some type of input/output buffer or level shifter circuit. These devices serve to buffer the logic devices on the integrated circuit and bear the brunt of the ESD problems. In the case of Complimentary Metal Oxide Semiconductor (CMOS) integrated circuit design, the CMOS devices in the integrated circuit will be buffered from the input/output pads by one or more CMOS inverters having wide Field Effect Transistors (FETS) which serve to buffer the internal logic gates from the input/output pad. Therefore, in a typical ESD event, a high voltage applied to an input/output pad would result in a high discharge current to flow through one of the transistors of the CMOS inverter gate to  $V_{\rm DD}$  or  $V_{\rm SS}$ , respectively. One type of discharge path may occur from the output pad through a channel FET to  $V_{\rm SS}$ . Depending upon the polarity of the ESD voltage pulse supplied at the pad, the discharge may either proceed via an avalanche breakdown of the drain/channel junction of the n channel FET or via a forward biasing of the drain/channel diode. The avalanche breakdown

30

25

5

10

15

20

25

30

type of discharge path is the most destructive since it is most likely to result in irreversible damage to the structure of the n channel FET.

One difficulty in designing ESD protection circuits is the demanding performance requirements that must be met. For example, one of the primary industry standards for measuring robustness is the military standard method MIL-STD-883C method 3015.7 Notice 8 (1989) and its follow on Human Body Model (HBM) standard no. 5.1 (1993) from the EOS/ESD Association. Both of these standards require ESD zapping for what can be a large number of pin and power supply combinations. ICs have come under pressure in HBM tests because of repeated stressing of the power supply rails leading to wear out of various breakdown points, such as the  $V_{\rm CC}$  lines. A reliable powers supply clamp is needed to reduce the susceptibility of the  $V_{\rm CC}$  power bus failure mechanism. One conventional methodology relied on in designing protection circuits is known as the snap-back phenomena. The snap-back phenomena refers to the use of a junction breakdown to control current and voltage behavior in the manner of a voltage clamp. A snap-back device is designed to keep the voltage low enough to protect sensitive gate dielectrics.

Fig. 1 illustrates one conventional system 10 of peripheral circuitry employing ESD devices utilizing the snap-back phenomena. A pad 34 is coupled to a buffer or level shifting circuit 15 comprised of a PMOS transistor 16 and an NMOS transistor 18 configured as a complimentary CMOS inverter. The PMOS transistor 16 includes a gate oxide layer 17 and the NMOS transistor 18 includes a gate oxide layer 19. The output of the CMOS inverter 15 is coupled to circuitry (not shown) in the die core. A power supply clamp device 20 is coupled between  $V_{\rm CC}$  and  $V_{\rm SS}$  for protecting the power supplies from an ESD event. The power supply clamp device 20 is comprised of a bipolar junction transistor (BJT) 24 with a diode 26 connected in parallel across the collector of the BJT 24. A capacitor 30 is coupled to the base of the BJT 24 and the supply  $V_{\rm CC}$  and a resistor 28 is coupled to the base of the BJT 24 and the supply  $V_{\rm SS}$ . A capacitor 22 is coupled to the supply  $V_{\rm CC}$  and the supply  $V_{\rm SS}$ . An input protection circuit 11 comprises a first diode 12 with its cathode coupled to the supply  $V_{\rm CC}$  and its anode coupled to the pad 34 and a second diode 14 with its anode connected between the supply  $V_{\rm SS}$  and its cathode connected to the pad 34.

During a negative polarity ESD stress applied between the pad 34 and the  $V_{CC}$  supply 32, some of the current follows the path 35 along the arrows through the

10

15

20

25

30

NMOS transistor 18 and the diode 26 back to the supply  $V_{CC}$ . Since the diode 14 has a reverse break down voltage of about 12-13 volts and the break down voltage of the gate oxide layers 17 and 19 are about 9-10 volts, there is potential for damage to the gate oxide layer 19 along the current path 35, until the ESD voltage reaches 12-13 volts and the diode 14 begins to conduct in the reverse breakdown region. The ESD circuit of the system 10 also requires the diode 26, so that the current path 35 can flow to the supply  $V_{CC}$ . Therefore, the diode 26 is necessary and takes up additional space on the IC die. If a positive stress is applied to  $V_{CC}$  the current will discharge through the BJT 24 along the path 37. However, the BJT 24 switches slowly and sometimes still results in damage to the integrated circuit. Other problems with the use of a BJT is that the device takes up a great deal of space on the integrated circuit die and is not conducive to scalability as other devices shrink in size.

#### **Summary**

The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an extensive overview of the invention. It is intended to neither identify key or critical elements of the invention nor delineate the scope of the invention. Its sole purpose is to present some concepts of the invention in a simplified form as a prelude to the more detailed description that is presented later.

The present invention relates to an ESD protection device for an integrated circuit. The ESD protection device includes a power supply clamp device formed from a diode and coupled between a first power supply  $V_{CC}$  and a second power supply  $V_{SS}$ . An input protection device is also provided which is formed from a diode coupled between an input pad and the first power supply and a second diode coupled between the input pad and a second power supply. The diodes have an adjusted reverse breakdown voltage that is higher than the voltage supply  $V_{CC}$  used to power the peripheral circuitry that drives circuitry within a core of the integrated circuit. The adjusted reverse breakdown voltage is also lower than the breakdown voltage of gate oxide layers used within the peripheral circuitry.

In one aspect of the invention, the diodes are formed by providing heavily doped  $N^{++}$  and  $P^{++}$  regions in a p-substrate to adjust the reverse breakdown voltages of the diodes. The diode can be formed in a guard ring of the integrated circuit device

10

15

20

without requiring additional real estate on the integrated circuit device. The heavily doped regions are provided by first providing a P<sup>+</sup> implant into an active region of a peripheral region of an integrated circuit device to form a P<sup>++</sup> region in the p-substrate. A first N<sup>+</sup> implant is then performed into a portion of the P<sup>++</sup> region to form a N<sup>+</sup> region. A second implant is then performed into the N<sup>+</sup> region to form the heavily doped N<sup>++</sup> region. Various connections may be provided to the N<sup>++</sup> and P<sup>++</sup> heavily doped regions based on whether the device is a power supply clamp or an input protection device.

In another aspect of the invention, the integrated circuit is a flash memory device that is formed in a core region of a die of the integrated circuit. The protection devices or diodes are formed using standard implants employed for fabricating the integrated circuit. One or more masks which are employed during various core implants to fabricate the flash memory device are also opened up at the peripheral region of the integrated circuit over the protection devices, so that the protection devices may be formed during the flash memory fabrication process.

To the accomplishment of the foregoing and related ends, certain illustrative aspects of the invention are described herein in connection with the following description and the annexed drawings. These aspects are indicative, however, of but a few of the various ways in which the principles of the invention may be employed and the present invention is intended to include all such aspects and their equivalents. Other advantages and novel features of the invention will become apparent from the following detailed description of the invention when considered in conjunction with the drawings.

25

30

## Brief Description of the Drawings

Fig. 1 illustrates a schematic diagram of ESD protection device circuitry residing at a peripheral region of an integrated circuit in accordance with the prior art.

Fig. 2 illustrates a schematic diagram of ESD protection device circuitry residing at a peripheral region of an integrated circuit in accordance with the present invention.

Fig. 3 is a schematic cross-sectional illustration of a protection device in accordance with one aspect of the present invention.

5

10

15

25

30

Fig. 4 is a schematic cross-sectional illustration of a protection device residing in a guard ring in accordance with one aspect of the present invention.

Fig. 5 is a schematic cross-sectional illustration of a p-substrate at a peripheral region of an integrated circuit in accordance with one aspect the present invention.

Fig. 6 is a schematic cross-sectional illustration of the structure of Fig. 5 undergoing a p-type implant in accordance with one aspect of the present invention.

Fig. 7 is a schematic cross-sectional illustration of the structure of Fig. 6 after the p-type implant in accordance with one aspect of the present invention.

Fig. 8 is a schematic cross-sectional illustration of the structure of Fig. 7 undergoing a first n-type implant in accordance with one aspect of the present invention.

Fig. 9 is a schematic cross-sectional illustration of the structure of Fig. 8 after undergoing the first n-type implant in accordance with one aspect of the present invention.

Fig. 10 is a schematic cross-sectional illustration of the structure of Fig. 9 undergoing a second n-type implant in accordance with one aspect of the present invention.

Fig. 11 is a schematic cross-sectional illustration of the structure of Fig. 10 after undergoing the second n-type implant in accordance with one aspect of the present invention.

Fig. 12 is a schematic cross-sectional illustration of the structure of Fig. 11 after a contact is formed connecting the device to V<sub>CC</sub> in accordance with one aspect of the present invention.

Fig. 13 is a flow diagram illustrating one particular methodology of fabricating protection devices utilizing implants employed in fabricating a core region of an integrated circuit in accordance with the present invention. Fig. 7 illustrates a schematic block diagram of a substrate development system for applying various different materials in accordance with one aspect of the present invention.

#### Detailed Description of the Invention

The present invention relates to an ESD protection device for an integrated circuit and a method of making the same. The ESD protection device is comprised of at least one diode that has an adjusted reverse breakdown voltage that is higher than a

10

15

20

25

30

integrated circuit. The adjusted reverse breakdown voltage is lower than the breakdown voltage of gate oxide layers used within the peripheral circuitry. A first diode may be provided as a power supply clamp, while a second and third diode may be provided to form an input protection circuit to protect the power supply and the gate oxide layers of the peripheral circuitry from ESD events. The diodes are formed by providing heavily doped N<sup>++</sup> and P<sup>++</sup> regions to adjust the reverse breakdown voltages of the diodes. The present invention will now be described with reference to the drawings, wherein like reference numerals are used to refer to like elements throughout. It should be understood that the description is merely illustrative and that it should not be taken in a limiting sense.

Fig. 2 illustrates a system 40 of peripheral circuitry employing ESD devices in

voltage supply powering peripheral circuitry that drives circuitry within a core of the

Fig. 2 illustrates a system 40 of peripheral circuitry employing ESD devices in accordance with the present invention. A pad 56 is coupled to an input buffer or level shifting circuit 45 comprised of a PMOS transistor 46 and an NMOS transistor 48 configured as a complimentary CMOS inverter. The PMOS transistor 46 has a gate oxide layer 47 and the NMOS transistor 48 has a gate oxide layer 49. The output of the complimentary CMOS inverter 45 is coupled to circuitry (not shown) in the die core. A power supply clamp device 50 is coupled between  $V_{CC}$  and  $V_{SS}$  for protecting the power supplies from an ESD event. The power supply clamp device 50 is comprised of a single diode 52 with its anode connected to the supply  $V_{SS}$  and its cathode connected to the supply  $V_{CC}$ . The capacitor 54 represents the internal circuitry on the integrated circuit die. The diode 52 has an adjusted reverse breakdown voltage that lies between the voltage of the supply  $V_{CC}$  and the breakdown voltage of the gate oxide layers 47 and 49 in the transistors 46 and 48. For example, the reverse breakdown voltage  $B_{VR}$  of the diode 52 can be governed by the following equation:  $V_{CC} + 2V < B_{VR} < B_{VC}$  is the supply voltage and Bvox is the breakdown voltage of the gate oxide layers of the transistors of input circuit 45.

An input protection device 41 comprises a first diode 42 with its cathode coupled to the supply  $V_{CC}$  and its anode coupled to the pad 56 and a second diode 44 with its anode connected between the supply  $V_{SS}$  and its cathode connected to the pad 34. Both diodes have an adjusted breakdown voltage similar to the adjusted breakdown voltage of the diode 52, so that the current path through the transistor 48 is eliminated.

10

15

20

25

30

During a negative polarity ESD stress applied between the pad 56 and the  $V_{CC}$ pad, the current follows a path 57 along the arrows through the diodes 44. Since the breakdown voltage of the diode 44 is smaller than the breakdown voltage of the oxide layers 47 and 49 of the transistors 46 and 48, the diode 44 begins conducting before the gate oxide can be damaged. During a positive polarity ESD stress applied to the V<sub>CC</sub> supply, the current flow follows a path 55 through diodes 42 and 44 and a path 59 through the diode 52 back to the supply V<sub>SS</sub>. Again the diodes begin conducting prior to the voltage reaching the breakdown voltage of the gate oxide layers 46 and 48 on the input of the transistors 46 and 48. The diodes 42, 44 and 52 are much faster and smaller than the BJT of the conventional device. Additionally, the diodes are scalable along with the circuitry in both the periphery and core regions of the integrated circuit. The diodes also exhibit a low impedance and are compatible with standard CMOS processing. The diode junction has a very consistent tightly controlled breakdown voltage that is not very sensitive to temperature and manufacturing process variations. Furthermore, the diode junction exhibits faster trigger voltage characteristics compared to the BJT and CMOS devices.

Fig. 3 is a schematic cross-sectional illustration of a peripheral region of an integrated circuit device 60 in accordance with the present invention. The integrated circuit device 60 includes a p-substrate layer 62 comprising silicon, for example. The p-substrate layer 62 becomes the active region for device fabrication. Field oxide regions 64 and 66 are formed over the p-substrate layer 62. The field oxide region 64 is formed toward the edge of the die, while the field oxide region 66 is formed toward the interior of the die. The field oxide regions 64 and 66 can be formed via a LOCOS (Local Oxidation Of Silicon) process. The basic steps of the LOCOS process involve forming field oxide isolation regions in between transistors on a silicon wafer by conventional techniques.

The device structure 68 is a diode type device and includes an N<sup>++</sup> cathode region 73 and a P<sup>++</sup> anode region 72. The N<sup>++</sup> cathode region 73 and the P<sup>++</sup> anode region 72 include additional heavier doping steps to adjust the breakdown voltage of the diode 68 to be a voltage between V<sub>CC</sub> and the breakdown voltage of the gate oxide layers 47 and 49 on the input transistors 46 and 48. A contact 74 couples the supply V<sub>CC</sub> to the N<sup>++</sup> cathode region 73. The contact 74 can be formed through an insulation layer (not shown) by conventional techniques. The contact 74 may be formed from

tungsten or the like. A connection is made to  $V_{SS}$  through the P-Substrate 62. Although, the device structure 68 is illustrated with respect to the power supply clamp device, different connections can be made to form the input protection diodes employing the same diode.

5

Fig. 4 illustrates fabrication of the diode 68 in a guard ring 61 formed around an annular region about the periphery of the integrated circuit 60. The guard ring 61 is formed of a N-Well region 65 and is provided as a standard structure to mitigate latch up of the devices on the integrated circuit. Building the protection diodes into the N-well region 65 requires no additional real estate on the die of the integrated circuit. Additionally, since the diodes are smaller than the BJT device they are easy to fabricate at the edge of the core and, thus, save chip area. Furthermore, modification of the guard ring 61 does not compromise the characteristics of either the guard ring 61 or the diode 65 and mitigates latch up of the integrated circuit.

15

10

Turning now to Figs. 5-12, fabrication in connection with forming the diode structure 68 of Fig. 3 is discussed. Fig. 5 illustrates a portion of an integrated circuit 60 at a peripheral region of the integrated circuit 60. The integrated circuit 60 includes a p-substrate layer 62 with field oxide regions 64 and 66 formed over the p-substrate layer 62 on opposite sides of an active device region 63. The field oxide region 64 is formed toward the edge of the die, while the field oxide region 66 is toward the interior of the die. The field oxide regions 64 and 66 can be formed via a Local Oxidation of Silicon (LOCOS) isolation process.

20

Fig. 6 illustrates a P<sup>+</sup> implant 100 (e.g., boron) having a dose within the range of 1x10<sup>12</sup> to 1x10<sup>15</sup> atoms/cm<sup>2</sup> and implanted at an energy range of about 30 KeV to about 50 KeV in the active device region 63. The P<sup>+</sup> implant 100 is masked so that it dopes one or more protection devices and does not dope other peripheral devices (e.g., internal drive devices). The P<sup>+</sup> implant 100 forms a heavily doped P<sup>++</sup> region 72 (Fig. 7) in the p-substrate 62. Next an N<sup>+</sup> type implant 110 is performed (e.g., arsenic, phosphorous) having a dose within the range of 1x10<sup>14</sup> to 1x10<sup>16</sup> atoms/cm<sup>2</sup> and implanted at an energy range of about 50 KeV to about 70 KeV in the active device region 63, as illustrated in Fig. 8. The N<sup>+</sup> implant 120 forms a doped N<sup>+</sup> region 70 (Fig. 9) in the heavily doped P<sup>++</sup> region 72. A second N<sup>+</sup> type implant (e.g., arsenic, phosphorous) is performed having a dose within the range of 1x10<sup>13</sup> to 1x10<sup>15</sup> atoms/cm<sup>2</sup> and implanted at an energy range of about 50 KeV to about 70 KeV in the

25

A TO THE SET OF THE SE

5

10

15

20

25

30

active device region 63, as illustrated in Fig. 10. The  $N^+$  implant 120 forms a heavily doped  $N^{++}$  region 73 (Fig. 11) in the doped  $N^+$  region 70.

A contact 74 is formed coupling V<sub>CC</sub> to the heavily doped N<sup>++</sup> region 73 (Fig. 12). For example, a TEOS oxide deposition step may be performed over the structure 60. An etch step (e.g., anisotropic reactive ion etching (RIE)) may be performed to form a via in the isolation layer, so that the contact can be provided. A patterned photoresist may be used as a mask for selectively etching the isolation layer. Any suitable etch technique may be used to etch the isolation layer. For example, the isolation layer can be anisotropically etched with a plasma gas(es), herein carbon tetrafloride (CF<sub>4</sub>) containing fluorine ions, in a commercially available etcher, such as a parallel plate RIE apparatus or, alternatively, an electron cyclotron resonance (ECR) plasma reactor to replicate the mask pattern of the patterned photoresist layer to thereby create the via in the isolation layer. Thereafter, the via is filled with metal to form a conductive contact to the diode 68.

The heavily doped  $N^{++}$  region 73 and the heavily doped  $P^{++}$  region 72 forms a protection diode with reverse breakdown voltage that is greater than the supply voltage but less than the gate oxide breakdown voltage of the input CMOS devices utilized as buffers or level shifters. It is to be appreciated that various combinations of doping steps may be employed to create the heavily doped  $N^{++}$  region 73 and the heavily doped  $P^{++}$  region 72 that form a protection diode with reverse breakdown voltage greater than the supply voltage but less than the gate oxide breakdown voltage of the input CMOS devices. Of course it will be appreciated that any suitable dose and energy range and implant may be employed to carry out the present invention. In one aspect of the invention, the reverse breakdown voltage is between 7- 9 volts for a  $V_{CC}$  of 5 volts.

In another aspect of the invention, the core region of the integrated circuit is a conventional flash memory device. A number of core implants are provided to fabricate the flash memory device and to improve the program and erase characteristics of the cells of the flash memory device. For example, an n-field implant (NCI) can be performed to provide isolation between transistor memory cells. A core implant (CI) can be performed to alter the program and erase characteristics of the transistor flash memory cells. A double diffuse implant (DDI) is typically applied to the source of the flash memory transistors to alter the erase characteristics of the

10

15

20

flash memory transistor cells. A medium doped drain implant (MDD) is applied to the drain of the transistor memory cells and effects the programming characteristics of the memory cells. A lightly doped implant (NLI) forms N<sup>-</sup> lightly doped regions in the flash memory cell transistors, while a normal N<sup>+</sup> source and drain (NPS) implant is performed to form source and drain regions in the transistor memory cells in addition to forming conventional protection diode devices. A normal contact implant (CTI) forms doping contact regions of the transistor memory cells. It was discovered that some of these implants can be employed in provide doping concentrations in the peripheral protection device regions to change the reverse breakdown characteristics of the devices without adding additional implant steps to the process of fabricating the flash memory device. All that is necessary is to open the mask at the peripheral edge over the protection device region. Various combinations were employed to alter the reverse breakdown voltage of the protection diode as illustrated in Table 1.

Table 1: Implant Mask Split

| NPS | MDD | CI  | DDI | Comments                    | Predicted B <sub>VR</sub> |
|-----|-----|-----|-----|-----------------------------|---------------------------|
| YES | NO  | NO  | NO  | Std. N <sup>+</sup> S/D Bvj | 13v                       |
| YES | NO  | YES | NO  | CI                          | 7.5v                      |
| YES | YES | NO  | NO  | MDD                         | 12v                       |
| YES | YES | YES | NO  | MDD + CI                    | 7.4v                      |
| YES | NO  | YES | YES | DDI + CI                    | 8.1v                      |
| YES | YES | YES | YES | MDD, CI, DDI                | 8.7v                      |

As illustrated in table 1, various combination provide for the desired breakdown voltage of  $B_{VR}$  that satisfies the equation of  $V_{CC}+2V < B_{VR} < B_{VR}$ . The most optimal result was determined to be about 8.1 volts employing the DDI and CI implants. It is to be appreciated that additional process steps are eliminated by employing the core implant steps associated with forming the flash memory device. Furthermore, the protection diode device of the present invention may be retrofitted

10

15

20

25

into existing designs with simple mask layer changes to provide the additional doping steps to modify the diode reverse breakdown voltage. Furthermore, the present invention allows for future generations of transistor oxide scaling.

Fig. 13 illustrates a flow diagram of forming ESD protection devices in accordance with the present invention during fabrication of a flash memory device. At 200, an integrated circuit having a p-substrate with a core region and a peripheral region is provided. At 210, an NCI field implant step is performed on the core region to isolate transistor memory cells from one another. At 220, the core implant mask is opened at the peripheral region for fabrication of the protection devices and the CRI core implant step is performed. The DDI and MDD implants are then performed on the core region at 230. At least one of the DDI and MDD masks are opened at the peripheral region for forming the protection devices during the DDI and MDD implants. At 240, an NLI implant is performed on the core region to form lightly doped regions in the transistor memory cells. At 250, an NPI implant is performed to form source and drain regions in the transistor memory cells and N<sup>+</sup> regions in the protection devices. A CTI contact implant is then performed to dope contacts to the transistor memory cells at 260.

It is to be appreciated that although the present example of Fig. 13 was illustrated with respect to forming an integrated circuit with a core region with flash memory cells, various other integrated circuit types can be employed to carry out the present invention. The various implant steps of those integrated circuit types can be utilized to forming protection diodes having the breakdown characteristics associated with the example described above

What has been described above are examples of the present invention. It is, of course, not possible to describe every conceivable combination of components or methodologies for purposes of describing the present invention, but one of ordinary skill in the art will recognize that many further combinations and permutations of the present invention are possible. Accordingly, the present invention is intended to embrace all such alterations, modifications and variations that fall within the spirit and scope of the appended claims.